Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why set up is taken in max libraries and min in hold?

Status
Not open for further replies.

mujju433

Full Member level 3
Joined
Jun 2, 2007
Messages
174
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,298
Activity points
2,293
Why set up is taken in max libraries and min in hold any reason?

Explain me clearly??
 

rkadarla

Newbie level 6
Joined
Jun 11, 2007
Messages
14
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,283
Activity points
1,370
Re: setup and hold

Hi mujtaba ...
as u see set is the min time required by the data tobe stable before the clock transition and so the worst case would be only if you consider the max operating conditions for your std cells ....i.e., the PVT conditions as SS 1.98V (max) 125°C

so u use the Command.

setOpCond -max MAX -min MIN -maxlibrary slowlibrary -minlibrary fastlibrary


similarly the other way for the hold
we use the fast operating conditions to apply for the timing info for the cells.
 

Fahmy

Full Member level 2
Joined
Mar 21, 2007
Messages
132
Helped
28
Reputation
56
Reaction score
12
Trophy points
1,298
Activity points
1,973
setup and hold

setup violation occures when the delay of the logic between two FFs (having the same clock) is so large that the logic output is not ready on the input of the second FF before the next clock transition and this FF may sample the past value instead of sampling the current one. So if there is no delay there will be no fear of setup violations , which means that the setup violation is determined by the case of maximim delay.
On the other hand, Hold violation occurs when the delay of the logic between two registers (having the same clock) is so small that the second FF may sample the future value rather than sampling the current one . Thus hold time violations are more likely to occure when the logic delay is minimum.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top