Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

why PLL lock to different frequency with same divider ratio?

Status
Not open for further replies.

eejli

Advanced Member level 4
Joined
Mar 24, 2004
Messages
115
Helped
1
Reputation
2
Reaction score
2
Trophy points
1,298
Activity points
1,032
In the lab, my PLL locks to different frequency with different board.

For one board, PLL locks to the right frequency=Fref*divider ration N, say 1.5GHz. But for another board the PLL locks to a slightly different frequency such as 1.5GHz+100kHz(always 100kHz offset). This is a fractional N PLL.

What could be the wrong source? The VCO is tunable from 1GHz to 2GHz.

Thanks.
 

Re: why PLL lock to different frequency with same divider ra

eejli said:
In the lab, my PLL locks to different frequency with different board.

For one board, PLL locks to the right frequency=Fref*divider ration N, say 1.5GHz. But for another board the PLL locks to a slightly different frequency such as 1.5GHz+100kHz(always 100kHz offset). This is a fractional N PLL.

What could be the wrong source? The VCO is tunable from 1GHz to 2GHz.

Thanks.

Hi, eejli
I think the problem maybe lie in the reference signal, that is, the crystal oscillator. You can measure the frequency of the crystall oscillator and check if you got a correct frequency.

sixth
 

thanks Sixth. We did find the crystal is not that stable.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top