Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

why latency in behvioral simulation is different in comparence with post&rout simulat

Status
Not open for further replies.

h.m

Junior Member level 2
Joined
Jul 26, 2013
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Location
shiraz_iran
Activity points
151
why latency in behvioral simulation is different in comparence with post&rout simulat

hi, i have a 10 ns clock in my simulation, i get my output after 30 clk, as i expect in behavioral simulation but i get it after 40 clk in post&rout simulation, so what is this difference for?
 

K-J

Advanced Member level 2
Joined
Jan 26, 2012
Messages
658
Helped
308
Reputation
620
Reaction score
301
Trophy points
1,343
Activity points
7,053
Re: why latency in behvioral simulation is different in comparence with post&rout sim

hi, i have a 10 ns clock in my simulation, i get my output after 30 clk, as i expect in behavioral simulation but i get it after 40 clk in post&rout simulation, so what is this difference for?
Because post-route models reality and in reality, nothing ever happens instantly. In your behavioral simulation, things happen instantly.

Kevin Jennings
 

h.m

Junior Member level 2
Joined
Jul 26, 2013
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Location
shiraz_iran
Activity points
151
Re: why latency in behvioral simulation is different in comparence with post&rout sim

so i have some wrong output before the right one,it will cause problem in my implementation, because now i have just one input, and it may differ with my input, so when i should get my output from this design? how i should know the max latency, that work with all the inputs?because i think i should know when i should give my next input to the circuit, isn't it?
 

std_match

Advanced Member level 4
Joined
Jul 9, 2010
Messages
1,187
Helped
444
Reputation
888
Reaction score
409
Trophy points
1,363
Location
Sweden
Activity points
9,162
Re: why latency in behvioral simulation is different in comparence with post&rout sim

The real circuit should behave as the behavioral simulation. Do you have access to the complete source code, or do you use IP-blocks with only simulation models?
 
  • Like
Reactions: h.m

    h.m

    Points: 2
    Helpful Answer Positive Rating

h.m

Junior Member level 2
Joined
Jul 26, 2013
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Location
shiraz_iran
Activity points
151
Re: why latency in behvioral simulation is different in comparence with post&rout sim

excuse for asking this question, but what do u mean by source code? do u mean my codes?
no i do not use any cores
 

std_match

Advanced Member level 4
Joined
Jul 9, 2010
Messages
1,187
Helped
444
Reputation
888
Reaction score
409
Trophy points
1,363
Location
Sweden
Activity points
9,162
Re: why latency in behvioral simulation is different in comparence with post&rout sim

excuse for asking this question, but what do u mean by source code? do u mean my codes?
no i do not use any cores

With "source code" I mean the VHDL or Verilog code. I think we must see it to help you.
 
  • Like
Reactions: h.m

    h.m

    Points: 2
    Helpful Answer Positive Rating

h.m

Junior Member level 2
Joined
Jul 26, 2013
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Location
shiraz_iran
Activity points
151
Re: why latency in behvioral simulation is different in comparence with post&rout sim

so you mean that this differences should not happen?in these simulations?
and i should correct my codes?
 

TrickyDicky

Advanced Member level 5
Joined
Jun 7, 2010
Messages
7,058
Helped
2,075
Reputation
4,167
Reaction score
2,028
Trophy points
1,393
Activity points
39,050
Re: why latency in behvioral simulation is different in comparence with post&rout sim

so you mean that this differences should not happen?in these simulations?
and i should correct my codes?

The fact you have differences between gate level simulation and function simulation means there is a problem in your code. Without seeing the code, we cannot tell you what the problem is.
 
  • Like
Reactions: h.m

    h.m

    Points: 2
    Helpful Answer Positive Rating

h.m

Junior Member level 2
Joined
Jul 26, 2013
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Location
shiraz_iran
Activity points
151
Re: why latency in behvioral simulation is different in comparence with post&rout sim

sorry for my late, i attach my source code.
 

Attachments

  • aes-ise.rar
    55.6 MB · Views: 5

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top