Why is test bench required if we can get outputs from individual modules?

Status
Not open for further replies.

kunalec3

Newbie level 2
Joined
Jul 17, 2012
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,294
why does a test bench is required if we can get the outputs from individual modules....... where do we add the test bench in the package or in the main module

- - - Updated - - -

can i get the codes for top module of the individual modules of aes 128 bit algorithm.............. i am in great need of help i am attaching the copy of individual modules.... plz some one help me...this link shall provide u with the individual modules in the thesis........www.ece.unm.edu/~jimp/HOST/DES_AES_VHDL/AESvhdl.pdf
 

Re: query for test bench

testbenches are used in simulators and not synthesisors. They are for testing purposes only.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…