Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

why is synopsys library compiler used for??

Status
Not open for further replies.

sudheerprasad

Member level 2
Joined
Aug 25, 2009
Messages
45
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Location
india
Activity points
1,676
hi,
what functions does library compiler performs,
is it just used for creating a .db file from .lib file
we want to create a .lib file from a given set of extracted spice netlist of the std cells.
we have the entire synopsys package in our college


thanks,
sudheer
 

well, i dont have an answer but would you like to share which privilaged collage r u from and which course r u in?
 

iam doin my Mtech in Vlsi design & microelec in IIT Madras
 

From the Synopsys Library Compiler manual:

The Library Compiler tool from Synopsys captures ASIC libraries and translates them into Synopsys internal database format for physical synthesis or into VHDL format for simulation.
 
i am inneed of std cell lib for synopsys design compiler
where to find or if any one having means plz post it
and also procedure for to use synopsys design compiler
 

Does it generate Verilog Libraries?
 


Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top