Continue to Site

Welcome to

Welcome to our site! is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why is output of op amp sine wave generator acquired a DC level?

Not open for further replies.



I have produced a 50KHz sine wave by filtering a 5V, -5V square wave in LTspice.

Despite the output being capacitively coupled, the output sine wave has managed to acquire a DC level of 70mV…….the input square wave has an input DC level of 0mV.

How has the sine wave got this DC level?…here is the schematic….(its also linked below )


Here is the output sine waveform, showing its been “Lifted”….

Output waveform

Here is the LT1006 op amp datasheet:

View attachment Schematic ...sine wave generator.pdf

- - - Updated - - -

Sorry , i forgot to attach the LTspice file

- - - Updated - - -

Hi, the LTspice is now txt form , as it wouldnt allow .asc form


  • filtered square wavee.txt
    4.2 KB · Views: 42

It could be an offset caused by the bias current to the + input flowing through the 100K resistor and not for the - input of the output amp. Connect the - input to the output via a 100K, rather then a short circuit and see if things improve. Could be a leakage current through the coupling capacitor.

your offset must be occuring in the last stage only, because like you have pointed out, its all Cap coupled.
Also i calculate/ measure the offset to be 80mV and not 70mV. Am i correct ?

However strangely enough, this offset is a strong function of your frequency. And it does not depend on either the biasing resistor (100K) or on the coupling cap value.
I don't get it either.


are you aware that you have chosen the worst solution for the lowpass? Four first order RC sections in series.

Not open for further replies.

Part and Inventory Search

Welcome to