Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Why interrupts are Active low???

Status
Not open for further replies.
K

kpk

Newbie level 5
Joined
Oct 6, 2004
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
65
Kindly post any documents regarding resets.
 

if you see the reset circuit you can solve it by yourself.

The reset is implemented by PMOS so in order to make it effective it should be low.

or in traditional RC based circuits it can be low or high depend on the place of the reset switch
 

kpk said:
Kindly post any documents regarding resets.
Click to expand...

Hi KPK,

Attaching a pdf related to reset usages in SoC design. Hope it helps...
 

active low reset is used to reduce the power consumption
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top