Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Why interrupts are Active low???

Status
Not open for further replies.

kpk

Newbie level 5
Joined
Oct 6, 2004
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
65
Kindly post any documents regarding resets.
 

hn1

Advanced Member level 4
Joined
Oct 28, 2006
Messages
105
Helped
5
Reputation
10
Reaction score
0
Trophy points
1,296
Activity points
1,872
if you see the reset circuit you can solve it by yourself.

The reset is implemented by PMOS so in order to make it effective it should be low.

or in traditional RC based circuits it can be low or high depend on the place of the reset switch
 

vinun_7

Junior Member level 2
Joined
Feb 11, 2007
Messages
21
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,393
kpk said:
Kindly post any documents regarding resets.
Hi KPK,

Attaching a pdf related to reset usages in SoC design. Hope it helps...
 

sekapr

Advanced Member level 4
Joined
Jul 27, 2006
Messages
100
Helped
9
Reputation
18
Reaction score
4
Trophy points
1,298
Activity points
1,680
active low reset is used to reduce the power consumption
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top