Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

why do we feed DFF with asserted low clock pulse?

Status
Not open for further replies.
S

sarah1

Newbie level 2
Joined
Nov 7, 2012
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,291
When clock gating why do we normlly feed DFF with asserted low clock pulse why not high?
 

Status
Not open for further replies.

Similar threads

J
[SOLVED] why do we need clock?
Replies
2
Views
6K
ninju
N
S
Why we need to do clock tree synthesis?
Replies
2
Views
3K
ljxpjpjljx
L
F
Why do we define clock uncertainty in synthesis ?
Replies
6
Views
3K
rahul.achates
R
E
why do we need to give source clock while defining generated clock?
Replies
2
Views
2K
ivlsi
ivlsi
A
I2C: why do we use a separate HIGH FREQ system clock when we have SCL
Replies
8
Views
1K
rca
R

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top