Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why do we always use p-substrate?

Status
Not open for further replies.

raghavathej

Junior Member level 3
Junior Member level 3
Joined
Jun 2, 2013
Messages
31
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Location
Bangalore
Visit site
Activity points
1,537
In every circuit we always use p-substrate (even in CMOS fabrication twin-tub process and also while drawing layouts) ,
why dont we prefer n-substrate ?...
What is the disadvantage of using n-type semiconductor material?
 
Last edited by a moderator:

"Always" is untrue. Back in the day we had processes
with N-epi and P-well (giving you a nearly-decent
substrate NPN). What drives the choice, is something
I've never known.

Present day, everything I do starts with intrinsic silicon
in a thin film. So there's another !always for you.
 

What drives the choice, is something I've never known.

I'd guess this has a historical reason: before CMOS, there was a pure NMOS technology. May be Monsanto (then), Wacker & those were more specialized on P substrates / P-epi ?
 

Yeah, you're right. But after that came the NMOS chips, didn't they?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top