Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
DC offset potentially shifts DC operating points of following gain stages, saturating them, causing signal clipping and reducing amplifier's input sensitivity and dynamic range. Of course, this is bad for zero-IF since the DC component is right in desired signal bandwidth and hard to be discriminated.