Transition fault model has something to do with the speed. It's usually used for newer process technology when testing at ATE clock speed is no longer enough. I guess what you are looking for is a proper OCC controller, which allows you to shift data at slower late, but test circuit at a much faster rate.