Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why cell delay is different between two arcs for same slew and load?

Status
Not open for further replies.

jsathish.challenge

Member level 1
Joined
Aug 3, 2009
Messages
34
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Location
Salem,Tamil Nadu
Activity points
1,487
Hi all,
In our .lib ,for example for AND gate has 2 inputs.It has below arcs
A-->X
B-->X
I have a one doubt on the cell delay value,why the cell delay is different between A to X and B to X for same slew and load....



Regards,
sathish
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top