Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

why a the DCO need to be normalized in a ADPLL?

Status
Not open for further replies.

fenggou55123

Newbie level 1
Newbie level 1
Joined
Apr 29, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,288
why a DCO need to be normalized in a ADPLL?

Hi, I am a Master student studying ADPLL, I had read same articles and books about ADPLL ,including the STASZEWSKI 's classical book.I do not understand why the DCO need to be normalized, when we are designing a DCO, we definitely know its gain, just like VCO of analog PLL, so it seems like meaningless to make the DCO gain to be FREF/LSB just to calculate the Loop variables.

Thank you for your kind help!!

ndco.PNG
 

Attachments

  • ndc.PNG
    ndc.PNG
    21.5 KB · Views: 95

Hi fenngou,

Kdco although known, is not constant and varies quite a bit with process, voltage and temperature. By normalizing it, we make sure the variations do not impact the pll operation as long as we estimate its value correctly. Gain estimation is also straight forward because, unlike analog pll, OTW is digital and can be easily stored and used to compute Kdco. This is important when we use ADPLL as a direct frequency modulator.

Hope this helps.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top