Whole chip custom layout for MCU

Status
Not open for further replies.

hung_wai_ming@hotmail.com

Full Member level 6
Joined
Jan 5, 2004
Messages
382
Helped
52
Reputation
104
Reaction score
11
Trophy points
1,298
Activity points
2,464
Anyone has such experience? How to partition blocks or control/datapath?
What's the flow from RTL design to final GDS? How we can check timing as it seems tedious, different from normal PR flow
 

Check out the documentation avilable with
cadence for their tool called SoC encounter ...
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…