Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

who can shall some experience of Power on reset?

Status
Not open for further replies.

godsun

Junior Member level 3
Joined
Dec 25, 2002
Messages
27
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
143
i know that most power on reset circuit is RC+Schmitt-trigger

but assume RC delay is 1s, Vcc stable is 10s, but one glitch happened and it is 100ms
then it is not long enough for RC discharge ,which will result in reset not active and meta state of system .

how to avoid it? only choice RC according to system?

33_1165849508.JPG
 

Look for US patents:
US5302861.pdf
US5477176.pdf
US5602502.pdf
US5821787.pdf
US5898327.pdf
US6107847.pdf
US6314040.pdf
US6335646.pdf
US6882193.pdf
US6911852.pdf
US6943596.pdf
US6970026.pdf
US6998884.pdf
on the **broken link removed** of uspto.gov
I hope there u'll find some appropriate solutions.
 

You can using 3-pin microprocessor reset circuits, MAX809.
 

MAXIM app. note 3227 Power-On Reset and Related Supervisory Functions

h**p://www.maxim-ic.com/appnotes.cfm/an_pk/3227
 

YOU CAN IMPLENT IN OTHER WAYS ALSO
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top