Which StandCell Library include Integrated gate-clock cell ?

[S0933263236]

Synopsys Power Compiler can use integrated gate-clock cell (Latch type) to implement a low power design. Which StandCell Library support the integrated gate-clock cell (Latch Type) that can be used by power compiler ?

 

[armer]

celsl

I don't think we need stdcells for gate-clock cell, we can write it use verilog or vhdl. the design compiler will map it to gace-clock cells( latch).

 

[Nobody]

yes . DC or PT can check the gated clk's setup/hold time violation .
U dont worry about that . The latch even can do timing borrow from last stage.

 

[S0933263236]

Thanks !
I did know that DC with power compiler feature can handle gate clock circuit without integrated gate-clock cell in standard-cell library. And, I did know how to implement the Gate clock funtion(using VHDL/Verilog) with DC (no power compiler feature). For some reason , I still want to know :
Which StandCell Library support the integrated gate-clock cell (Latch
Type) that can be used by power compiler ?

 

[farmerwang]

my experience

Hi, I have not used a STD gating cell from ASIC vendor, but I have tried to use a integrated-gating-cell(Latch, posedge) that created by our circuit design team. Power compiler seems can not handle the cell very cell, I hope DC to replace my clock enalbe flip-flop by puting a gating cell in front it and replace the flip-flop with no clock enable pin. DC do insert the gating cell, but do not replace the clock enable flip-flop. This is quite strange. My work around is insert clock gating circuit using std cells, then hack the netlist by a perl program. The chip do works.

 

[johnnyh]

Re integrated-gating-cell

Samsung 0.18um library (STD130) have integrated-gating-cell.

 

[shell3]

What about testability (Scan) for this type of circuit.

 

[andromeda]

There are no serious problem with testability (of course we have a few ATPG untestable points in clock-gatted-cell, but it is not important because this number is small).
In scan mode, this gated clock is replaced with scan clock.