which EDA tools used to write behavioral models for -PLL ?

[niraj_m]

Hi ,

Could you pl anyone let me know the best method to extract the behavioral model (verilog)for analog components like PLL or any analog component . Usually we see for Simulation purpose we hand-code at abstract level . however these models are proven to manual error , and hence live with bug at system level .

Pl do let me know the EDA tools used to write model for analog components .

Thanks in advance !
Niraj

 

[rca]

As you mention, you need to create your model manually and checks them very carefully.
As far I know, there is not EDA tool to extract an analog functionnality, to be modelize in C/vhdl/ve/sv or what you want.

 

[niraj_m]

Yes I want to have model out of analog block .
So in this case does all the behavioral model for analog blocks are hand coded ones
?

Thanks for your reply ,

 

[lostinxlation]

Should be hand coded.

 

[woodkey13]

why not try to use verilogA module in cadence simulator！

 

[rca]

verilogA is just an other language usuable

 

[woodkey13]

:roll:
I mean you can write behavioral models for PLL with verilogA language, and simulate these models with EDA tool “Cadence Spectre” .