Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Which CPLD is preferrable

Status
Not open for further replies.

amitjagtap

Full Member level 5
Joined
Jan 10, 2007
Messages
304
Helped
42
Reputation
84
Reaction score
36
Trophy points
1,308
Activity points
3,273
Hi all,
I was going thro' CPLD from Altera MAX7000, MAX 9000 and Xilinx XC9500 CPLD families...
I have found some difference (architecture wise) in Altera n Xilinx CPLD. Altera uses EPROM, EEPROM or Flash PROM as an programming element. And EEPROM cell for connection in AND plane.
Where as I haven't found EPROM/EEPROM word in Xilinx XC9500 description sheet.
It is using wired AND connection for programming (as per as my understanding).
Program/Erase Cycles for this is given arround 10,000 times.
Whats about Endurance of EEPROM ( approx).
N Which CPLD is bettter or preferrable as far as commercial market concern.
Thanking you.
:?:
 

Hello
I am not well familiar in details of CPLDs from Altera and Xilinx but once I have made short comparision. As I remember I think that Flash ednurance in Xilinx is bigger than on Altera. But you should considet Lattice CPLDs.

Sorry but I am not able to tell more.

Best regards
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top