Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

which constraints will affect the clock spec generation in CTS?

Status
Not open for further replies.
I

irun2

Member level 2
Joined
Jan 20, 2008
Messages
49
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,701
Hi all,
Can any one tell me which constraints written out by DC, like set_clock_latency/ set_clock_transition/ set_clock_uncertainty, will affect the clock spec generation in CTS stage?

The generated Clock.ctstch looks like below:

AutoCTSRootPin clkgen_m/u6/Z
Period 40ns
MaxDelay 0.01ns # sdc driven default
MinDelay 0ns # sdc driven default
MaxSkew 1600ps # sdc driven default
SinkMaxTran 200ps # sdc driven default
BufMaxTran 200ps # sdc driven default
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top