Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

where to get test bench with VHDL for SDH chip?

Status
Not open for further replies.

coolsniper

Junior Member level 3
Joined
Feb 9, 2002
Messages
29
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
123
sdh testbench

where to get test bench with VHDL for SDH chip?
 

zzybh

Newbie level 6
Joined
Mar 27, 2002
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
14
i want oc-192's testbench too,

is there any tool that can generate a full frame ?
 

rx300

Member level 3
Joined
Mar 2, 2002
Messages
60
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
650
Syn0psys S/o/n/e/t S/D/H w/o/r/k/b/e/n/c/h is exactly what you're looking for.
 

coolsniper

Junior Member level 3
Joined
Feb 9, 2002
Messages
29
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
123
You, the wise , plz tell me how to get it?
 

cactus_studio

Junior Member level 2
Joined
Jan 27, 2003
Messages
23
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
130
Write or buy it !

YOu can buy the relative product from sy*opsys or C*dence, they both offer good system level simulation tools. But they are expensive.:)<
Or you can write it by your own. To do this, yOu must have good knowledge of ITU-T standards . I wrote one in verilog and it worked well in our chip development .
If you are doing a SDH chip design. Writing such testbench is quite good for your design. In fact, you can see it as a critical part of your design.Nerver see it as a unrelative job.
 

gemini

Junior Member level 3
Joined
Nov 2, 2001
Messages
31
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
117
Agree! Understand the ITU standards and write simple testbench using verilog or C.
 

caliph

Junior Member level 3
Joined
Jan 13, 2003
Messages
30
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
379
could you share this testbech? Plz!!!
 

Nobody

Full Member level 3
Joined
Oct 4, 2001
Messages
165
Helped
9
Reputation
16
Reaction score
7
Trophy points
1,298
Location
Formosa
Activity points
1,593
The other solution is to use the eVC ( virtual component) from specman elite . However you shold acustom to e-language 1st .
 

eman

Member level 1
Joined
Jun 23, 2001
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
165
Hi Nobody,
Have you used eVCs from Verisity? are they easy to use?
Where to evaluate them?

eman
 

Nobody

Full Member level 3
Joined
Oct 4, 2001
Messages
165
Helped
9
Reputation
16
Reaction score
7
Trophy points
1,298
Location
Formosa
Activity points
1,593
Sorry. I'm new in the e-language . I attend one seminar last month .
They introduce some eVC for us . As i know there are a lot of network/telcom eVC , you may ask others for more information .
 

gemini

Junior Member level 3
Joined
Nov 2, 2001
Messages
31
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
117
Where can download the eVC of verisity?
Is there demo version of eVC such as ethernet SDH,or SONET
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top