Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
YOu can buy the relative product from sy*opsys or C*dence, they both offer good system level simulation tools. But they are expensive.<
Or you can write it by your own. To do this, yOu must have good knowledge of ITU-T standards . I wrote one in verilog and it worked well in our chip development .
If you are doing a SDH chip design. Writing such testbench is quite good for your design. In fact, you can see it as a critical part of your design.Nerver see it as a unrelative job.