Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
-i will use the clock for my pic as the sample speed for the incoming data.
-so, if for this purpose, which pin i should connect?
-sorry, plz don mind if i ask the stupid question.............i am very new to PLL ....
i think possibly you need to consider the driving ability of your clock output from the PLL. if you are driving a small load, it will not be a problem. if it is a certain amount of load, i think a buffer will be needed