Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

When to use clock gating & when not in design?

Status
Not open for further replies.

victoria_jitesh

Member level 2
Joined
Nov 27, 2006
Messages
45
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,288
Activity points
1,673
Hello,
I would like to know how should i decide whether clock gating is suitable for given design for power optimization, and when not suitable.
 

clock grating is suitable in case of power optimization and as the clock would be given only when the block is required.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top