jelydonut
Full Member level 4
At what point should i be adding IO buffers? Is it part of the synthesis step? Do i need to manually add them in the verilog netlist or is this part of the synthesis step? Or is it done during layout?
jelydonut
jelydonut