Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
As per my understanding the elaborate means that (in context of HDL compilers ) is to unroll (~ = making a single executable from all the compiled fidle) the whole code and convert it into a low level binaries/librarries.
Hope this helps.
Bye the way Not only NC-sim has a this phase of compilation and simulation, Modelsim and VCS do also.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
