Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what's the semiconductor process's limits?

Status
Not open for further replies.

power-twq

Full Member level 6
Joined
Jun 10, 2005
Messages
373
Helped
8
Reputation
16
Reaction score
3
Trophy points
1,298
Activity points
4,550
Hello, all friends:

what's the semiconductor process's limits,

is it 30nm? 20nm? 10nm?

what's the limited factor,

what's the future for IC designer if in some day

the semiconductor are saturate completely.

will our life become better or worse?

best regards
 

maybe under nano unit...hehehe...

BR
 

Hi,
Its 10 nm.
After 10 nm is achieved, All the parameters become independent of the sizing etc.
 

Recently Intel has announced that CMOS manufacturing capability can extend till 17nm beyond which it will be very difficult to manufacture the devices. The yield goes down with shrink in technology because of various issues that come into picture (UDSM issues) The next future embeds devices like mems in the design. The lithographic process becomes very difficult as device size shrinks. presently they are using exteme ultra-violet rays for photolithography and developing new light sources for shrinking technology. The CMOS process would exist for another ten years ,till then you need not have to worry.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top