Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what's the mean of set_mode command?

Status
Not open for further replies.

free1983

Newbie level 6
Joined
Feb 9, 2006
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,376
synopsys design-compiler set_mode

Hi,All
there is a command "set_mode" in Synopsys Design Compiler ,the command syntax is :
dc_shell> set_mode {read transparent} U1/U2/core
so, what the mode "read transparent" mean ? does the every cell in the library has this attribute or definded by the customer?
Thanks
 

23tyagi

Newbie level 2
Joined
Mar 2, 2006
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,306
synopsys set_mode

set_mode command is used for the timing analysis of blocks which have multiple operating modes.
like RAM-read ,write .Earlier for timing analysis all modes are enabled and most restrictive arcs were used for analysis.
With this command mode based timing analysis is possible.
 

free1983

Newbie level 6
Joined
Feb 9, 2006
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,376
Thank u for ur reply
does the mode (read or write) defined by the vendor or by customer? can I reset those modes ?
Thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top