Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
well negative IR drop would be mean the circuit has inductive properties... it is usually seen in package and power grid simulations. this package inductance usually causes the power bumps which cause vdd surge in the chip power network. this is not acceptable because it causes a ringing effect on the power network. As the voltage goes more than VDD it will have hold time implications which has to be analyzed. the same thing is applicable to VSS network.
This will not be seen on block level analysis because the inductive effects are negligible. the block level is only dependant on resistance and capacitance...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
