Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

what techniques are used for PLL, IO test? anyone knows?

Status
Not open for further replies.
M

meshell

Newbie level 5
Joined
Apr 29, 2009
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,339
Does anyone know what tehniques are commonly used for PLL test, and IO test? BIST?

thanks a lot.

Regards,
meshell
 

use WIR etc to control the inputs to the PLL? Then tie to the chips's JTAG controller.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top