Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What should I notice designing a PA by CMOS technology

Status
Not open for further replies.

lily1981216

Member level 4
Joined
Dec 1, 2006
Messages
74
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
1,800
Hi, I want to design a PA by CMOS technology. I found that the architectures of PA in the books are easy. Why do so many people say it is difficult to design a PA? What should be noticed when I design a PA by CMOS technology. Thanks!
 

I am designing PA too now.
 

Is difficult because CMOS has a low break-down voltage, low efficiency, leakage of the PA circuit through substrate to other circuits on the same die, low accuracy of the models compare to other processes, impedance matching difficult compare to other processes…
 

low quality factory of inductors

By the way.. which technology are you designing? And what is the Class of operation of the PA?

I'm designing one to, in UMC 0.18um. A Class D PA
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top