Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What kind of this netlist

Status
Not open for further replies.

luxboy

Junior Member level 3
Joined
Jun 18, 2002
Messages
29
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
258
The netlist is in verilog. It seems it have been synthesised and all sentence is "assign" syntax but not gate level. So it can be synthesised again base on different technology lib. It's not RTL style verilog but more like a netlist.

Anyone knows what's this format? And how to achieve this?
 

joe2moon

Full Member level 5
Joined
Apr 19, 2002
Messages
280
Helped
19
Reputation
38
Reaction score
7
Trophy points
1,298
Location
MOON
Activity points
3,749
According to your description, it seems to be the "structural" Verilog.
-------------------------------------------------------------------------------
http://toolbox.xilinx.com/docsan/xilinx4/data/docs/xst/verilog4.html

Verilog can be written in different abstract level:
1) Behavioral
2) RTL (Register Transfer Level)
3) Structural
--------------------------------------------------------------------------------

Example:
not a_inv (a_not, a); // assign a_not = ~a;
not b_inv (b_not, b); // assign b_not = ~b;
and a1 (x, a_not, b); // assign x = a_not & b;
and a2 (y, b_not, a); // assign y = b_not & a;
or out (c, x, y); // assign c = x | y;
--------------------------------------------------------------------------------
.... Anyone knows what's this format? And how to achieve this?
==> This kind of Verilog code may translated from the gate-level netlist of schematic-entry database.
 

manu_leo

Member level 1
Joined
Dec 1, 2005
Messages
40
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Location
bangalore
Activity points
1,573
Hi
From your description, it seems it should be verilog testbench generated from some tool like FastScan.
 

jarodz

Full Member level 1
Joined
Mar 12, 2005
Messages
96
Helped
16
Reputation
32
Reaction score
3
Trophy points
1,288
Location
Taiwan
Activity points
2,147
It could be the generic netlist exported from synthesizer(ex BG). Because it don't mapped to any std library cell, it can be re-feed to another synthesizer to generate the gate netlist at the target library. One usage I had heard is that RTL -> DC(BG) -> generic netlist -> synpifly -> FPGA's gate netlist -> FPGA' APR(ex, QuotaII for Altera device).

Sincerely,
Jarod
 

luxboy

Junior Member level 3
Joined
Jun 18, 2002
Messages
29
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
258
Thanks all.
I think maybe jarodz gave the right answer to me. I sometimes got verilog file for some modules in this style and I cannot see how it implement in detail. It's somehow boring me if I wanna change some behavior inside it. But maybe it's also the author's trap. He don't wanna someone else get to know more detailly how it implements.

Does anyway exist for translation this back to RTL?
 

visualart

Advanced Member level 1
Joined
Dec 21, 2001
Messages
467
Helped
28
Reputation
56
Reaction score
4
Trophy points
1,298
Activity points
3,336
In my opinion, It may be the result from the synthesis qithout the technology,ONLY provide the GTECH.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top