what is this having a meaning?

[u24c02]

Ifneq ($(strip$(wildcard$(makefile_define))),)
Include $(makefile_define)
Endif

What is this having a meaning?

 

[u24c02]

why is this not working in makefile?

Hi.

I just trying to like this in Makefile.

Ifneq (xxxx,)
Include blar~ blar~
SET =1
else
SET =0
endif

Blar blar~

ifeq ($(SET1),1)
@echo $(SET1) <<<< Here's
endif

Why is it not working at "Here's"?

 

[u24c02]

when do you use := in makefile?

when do you use := in makefile?
Hi.
As I know, := is just one having extension.
But actually I'm not sure about speciality of := in your field instead =. .

So does anyone know about this?

 

[yadavvlsi]

Re: when do you use := in makefile?

Please check 52 & 53 of below document.
https://www.gnu.org/software/make/manual/make.pdf