Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What is their definition???

Status
Not open for further replies.

liuyying

Member level 4
Joined
Oct 31, 2010
Messages
68
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Location
come from malaysia, which is a special country oo.
Activity points
1,709
What is the definition of:-
1. High Level Input Voltage
2. Low Level Input Voltage
3. High Level Output Voltage CMOS Loads
4. High Level Output Voltage TTL Loads
5. Low Level Output Voltage CMOS Loads
6. Low Level Output Voltage TTL Loads
7. Input Leakage Current
8. Quiescent Device Current???
 

ckshivaram

Advanced Member level 5
Joined
Apr 21, 2008
Messages
5,070
Helped
2,148
Reputation
4,302
Reaction score
2,088
Trophy points
1,393
Location
villingen (Germany) / Bangalore
Activity points
30,097
1. High Level Input Voltage
this is the minimum voltage level required at an input for a logic 1.... if the input voltage falls below this point, it will not be considered a logic 1.
2. Low Level Input Voltage
this is the maximum voltage level required at an input for a logic 0.... if the input voltage rises above this point, it will not be considered a logic 0.

4. High Level Output Voltage TTL Loads
this is the minimum voltage level for a logic 1, at the output of the gate under load.
6. Low Level Output Voltage TTL Loads
this is the minimum voltage level for a logic 0, at the output of the gate under load.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top