Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Well continuity is for connected well as it is going to tied for global vss. As the standard cells are individual with no well ties in the cells. Once they are put together then well has to be connected. and this applies to N-Well and P-well and power continuity. This is when at the top level there is overall connectivity of the wells/power. Care has to be taken for the connection at cell level design to connect all the cells for well and power connectivity when things are assembled.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
