Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what is the value of nonoverlapping time

Status
Not open for further replies.

tia_design

Advanced Member level 4
Joined
Feb 22, 2005
Messages
113
Helped
4
Reputation
8
Reaction score
1
Trophy points
1,298
Activity points
2,217
In switched cap circuit design. like sigma delta modulator, there is always some nonoverlapping clock generator. What is the typical nonoverlapping time value. 1ns, 5ns or 10ns? thanks!
 

it depends on your choice.
more nonoverlapping time means less time for the switch capacitor circuit to settle.
 

I assume you are referring to a switched capacitor filter or a sigma delta circuit.

A rule of thumb is for the non-overlap time to be at least three times the rise time or the fall time (whichever is longer) of your buffer/inverter that you are using to drive the switches.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top