Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
Watchdog timer is a supervisor during a loop routine, If Loop is not returned between watchdog timer's time assigned, the watchdog timer resets the controller and program counter is started at reset vector assigned instruction.
hi
watch-dog timer is used typically to avoid S/W hang in a certain loop. It some level of supervisory over the program to assure that no S/W hang could occur becuase of non-expected conditions.
Watch-dog timer will cause the controller to go to the reset state when watch dog time is passed
The watchdog timer feature found on many CPU Supervisors allows the supervisor to monitor
and restart a processor based on its operation. In simplest terms, all the watchdog timer does is
restart a clock each time a transition on its input occurs. If the clock times out, then a reset or
watchdog status output goes active. The input for the watchdog can be derived from many
processor or system signals. Some of the most commonly used include data/address I/Os and
Interrupt outputs. In many cases a processor stalls because of a power transient, data, or
software error. Monitoring processor operation can allow the supervisor to restart a stalled
processor when no actual system problem exists. This provides for cost savings in system service
personnel and can reduce down time.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
