Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is the SDF file contains?

Status
Not open for further replies.

varatharajan

Newbie level 4
Newbie level 4
Joined
Jun 5, 2006
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,332
From the below things what are all the delays will be specified inside the SDF file?
1. Flipflop clock to Q (Tcqff) delay ,
2. gate propagation delay,
3. interconnection between the net delay


rgrds
Varatharajan
 

All of those.
 

anyone can show me a example for delay description?

thanks every body!
 

One example:

(DELAY
(ABSOLUTE
(INTERCONNECT add_60\/U1_7/CO add_60\/U1_8/C (0.0001:0.0001:0.0001) (0.0001:0.0001:0.0001))
(INTERCONNECT z52/Y add_60\/U1_8/B (0.0008:0.0008:0.0008) (0.0008:0.0008:0.0008))
 

SDF: standard delay format

It basically consists of timing information like setup time hold time etc

You refer the file attached for more information on sdf specification
 

In addition to above information, SDF files also includes two tpes "ABSOLUTE" and "INCREMENTAL"

Thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top