Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
When a signal crosses from one clock domain to another clock domain then there is high probability that the capturer of data won't meet setup and hold timing and it will create a metastability condition so to avoid it we use synchornizer.
There are different ways to avoid this .
1. We can use async FIFO which can take of this.
2. Use two more FF in the data path so that metastabiltiy condition can be avoided and data become stable when it reaches 2nd clock domain.
You will get a lot of materials on internet for this.