Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is the maximum frequency of FPGA ?

Status
Not open for further replies.

ppallavi

Newbie level 6
Joined
Oct 5, 2007
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,378
Hi,

what is meant by max freq of fpga?

where to get the maxmum frequency information for a fpga?

I saw spartan 3 fpga datasheet. It is not mentioned in that.

Thanks in advance.
 

Re: Max freq of FPGA

Max frequency at which the logic can work after synthesis. The final value depends on the amount of logic and the FPGA. It is normally mentioned either in frequency or delay.

BRM
 

Re: Max freq of FPGA

dear friend,

Max frequency of FPGA is like,

The time duration u get the output in FPGA as

you have downlaoded your RTL code into FPGA.

means the Speed for FPGA to make the interconnections of internal

gates according to the functionality written in RTL.

Hope with the help of logic analyzer we can get the max freq of FPGA

Santu
 

Max freq of FPGA

max frequency ! watchdog timer in ise gives max frequency of design.
 

Max freq of FPGA

Yes, maximum frequency depends on the logic in the FPGA.
You can know it in the timing analysis report generated after place and route is completed.
The maximum working frequency depends on the delay of the combo logic between two flops.
 

Re: Max freq of FPGA

Hi All,

Thank you for the reply.

Actually my question was not that.

Generally while selecting the device, fpga freq is one of the constraint. Also, as we move on from spartan to vertex family of xilinx, we see higher frequency support and "fpga frequency" would be higher.

I wanted to ask what is this fpga fequency mean and where to find information on that.

Thanks in advance.
 

Max freq of FPGA

you can find it in datasheet
 

Max freq of FPGA

Yes It depend on the FPGA. The maximum frequency is around 400 Mhz for the Spartan 4.
 

Re: Max freq of FPGA

what does this 400MHz mean?

what is circuit under consideration for this 400MHz calculation?
 

Re: Max freq of FPGA

generally frequency given will be the frequency of the external clock ... Now this clock is given to the DCM or PLL of the FPGA from which frequency can be either increased or decreased...
 

Re: Max freq of FPGA

did you mean how fast the outputs on the FPGA are produced or the frequency of its clocks? for the clocks, it depends on the kit you have of course and it's going to be in the datasheet...for the design itself it appears in the timing report in ISE...by the TRACE tool...

know more about it in this link:

**broken link removed**
 

Max freq of FPGA

i believe if u select particular technology , it automatically gives max operating freq depending on constraints.
which tool u working on?
 

Re: Max freq of FPGA

output data produced can be faster than the external clock since it depends on internal clocks used (or generated ) by PLL or DCM
 

Re: Max freq of FPGA

Actually there are 2 things here:
One is: how fast an fpga may work i.e what is the max frequency an FPGA may be able to work at. may be at this point of time there may not be any logic between registers, say for example a shift register. This is the capability of the FPGA to work at a clock rather than the capability of a design working inside FPGA.
For example : An FPGA may have a spec that it can work on clock frequencies up to say 500Mhz. This spec must be provided by the FPGA vendor.

Second is: How fast a design when put in FPGA may work at: well that depends upon the kind of design you put in.
Hope it helps,
Kr,
Avi

http://www.vlsiip.com
 

Re: Max freq of FPGA

Hi

Maximum frequency of operation of your design is given by synthesizer report.
If not obtained, recheck constraints, or design.

Every FPGA got a maximum operating frequency, which is very high. This is different from operating frequency of your project. Your design is not going to work on a frequency specifed by the FPGA vendor.

Hope it helps

Thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top