[SOLVED] what is the difference between real and realtim in verilog

Status
Not open for further replies.
A

aquakeerthi

Junior Member level 3
Joined
Mar 23, 2011
Messages
26
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,283
Location
coimbatore,India
Activity points
1,444
i would like to know friends the different between register data types of real and realtime pls urgent
 

ime is a 64-bit integer type value, which will always ignore fracional part. Whereas, realtime can store a real value for simulation time.

As you may be knowing, Verilog has inbuilt system tasks $time and $realtime. $realtime gives the real value of time. However, the precision depends on the timescale precision value.

According to time-precision value given, the simulator will round off the simulation time value given by $realtime.

For example, `timescale 10ns/1ns implies that the time will be having precision upto one digit after decimal point.
 
hIII...
Thanks for your answer but please note that the question is not difference between $time and $realtime
IT is between real and realtime........hence please post proper answer

Real is like double in C/C++ which has 8bytes size,1023 expoenet and 52 -bit mantisa,range is 1.7E-308 to 1.7E+308,with atleast 15 digits of precision while realtime is identical to real but it will give time value based on the `timescale precision
 
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…