[SOLVED] What is the difference between HV SOI and HV CMOS process?

Status
Not open for further replies.
R

rissenaj

Newbie level 5
Joined
May 2, 2013
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,350
Hi all,

I am doing a high voltage driver design and I have come across several designs some of which are implemented in HV-SOI and some in HV-CMOS. Could someone please tell me what is the difference between both and when each is used. Thanks in advance.

Regards
rissenaj
 

HV-CMOS usually needs larger-sized transistors than HV-SOI, and - depending on the HV value - sometimes additional guard rings, which need a lot of area.

So HV-SOI designs need less area, produce smaller parasitic capacitances, hence can be used up to higher frequencies.

SOI is more expensive than bulk CMOS.
 


Thanks for the response. Is the IBM 7HV process [ftp://public.dhe.ibm.com/common/ssi/ecm/en/tgd03019usen/TGD03019USEN.PDF] a HV-CMOS process? Could you please give an example of an HV-SOI fabrication process.

Thanks
rissenaj
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…