What is the derating factor in contex to IC design?

Status
Not open for further replies.
There's many possibilities to consider:

overall power consumption
current (goes along with above)
thermal junction temperature (also related to the above)
 

It is an extra pessimisam added in Static Timing Analysis , to account for the On chip Variation effects

10 % derate in simple terms means , over designing the timing by 10 % . So that chip will work at the desired frequency , even if there is a variation effect acroos
the die
 
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…