Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is the clock tree and how it is used ?

Status
Not open for further replies.

mediatek

Member level 1
Joined
Sep 5, 2003
Messages
41
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
334
Clock tree ?

Q1. what is clock tree?
Q2. IN digital design , what kind signal need set clock tree when APR?
Q3. set vs not set clcok tree , what's different / influence in CKT(After APR)?
Q4. set( as many as Clock Tree )vs (Proper number of Clock tree) , which one is better? something need tradeoff??
 

Re: Clock tree ?

Go Google first.
There are so many sites on "clock tree", such as:
**broken link removed**
**broken link removed**
and many more ..
Try to find answer by yourself and this will stay in your head for ever ..
 

Re: Clock tree ?

Hey take a look at this

h**p://www.fme.fujitsu.com/products/asic/treesyn.html

generally there is a tool by the name CTS.. if u take a look at its documentation u can easily understand the concept of clock tree and how they are placed on an ASIC.

with regards,
 

Re: Clock tree ?

I suggest that you should find some text about VLSI design, Then you can understand about clock tree. After you see it you will know what is clock tree and it's important for our circuit.
 

Re: Clock tree ?

1) clock tree is a lot of buffer cascaded as tree like to

decrease signal's transition time or minimize end signal's skew.

2) high fanout signal should be made into clock tree.

3) if a high fanout is not be made into a clock tree,

there will be serious transition problem and skew problem.

4) proper number of clock tree is better, because clock tree will consume a lot of

buffer and routing resouce.




mediatek said:
Q1. what is clock tree?
Q2. IN digital design , what kind signal need set clock tree when APR?
Q3. set vs not set clcok tree , what's different / influence in CKT(After APR)?
Q4. set( as many as Clock Tree )vs (Proper number of Clock tree) , which one is better? something need tradeoff??
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top