Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
several analog design books discuss this topic. there's lots of effects caused by short channels and they influence the design process. So I'd recommend you read it from a book.
i missed the statement:
The loss of full gate control on channel, means the drain source voltage and parasitics due to Drain source junctions, multi metal layer parasitic capacitance effects contribute ot the short channel effects
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
