what is sanity check in physical design ?where it can use?

Similar threads

• R

  What is TCD cell in ASIC Physical Design?

  • Started by Rashiba
  • Oct 15, 2023
  • Replies: 5

  ASIC Design Methodologies and Tools (Digital)
• T

  Preverify in Formality. When to use it?

  • Started by TonyLS
  • Mar 21, 2024
  • Replies: 1

  ASIC Design Methodologies and Tools (Digital)
• What is delay cell? Is it just big buffer?

  • Started by Collang2
  • Jan 6, 2024
  • Replies: 1

  ASIC Design Methodologies and Tools (Digital)
• C

  what create_generated_clock is used for?

  • Started by coshy
  • Mar 21, 2024
  • Replies: 6

  ASIC Design Methodologies and Tools (Digital)
• M

  Why is 28 Transistor CMOS Design widely used in the industry?

  • Started by mgowda45
  • Mar 30, 2024
  • Replies: 9

  ASIC Design Methodologies and Tools (Digital)