Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what is hardware/software co-verification

Status
Not open for further replies.

zhangpengyu

Full Member level 3
Joined
Jun 28, 2004
Messages
172
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,298
Activity points
1,164
Hi
guys!

What is hardware/software co-verification?What tools can be used to do it? And where can I find some materials?
Thanks a lot!

zhpy
 

Coverification means instruction set simulation plus HDL simulaiton. Mentor's seamless is a good tool for co-verificaiton.
http://www.mentor.com
 

To verify hardware and debug software running in a highly integrated system-on-a-chip poses engineering challenges. The processor cores embedded in the SOC are no longer visible, since there are no pins available to connect an in-circuit emulator and logic analyzer for debugging and analysis. An ICE and logic analyzer require address, data, and control buses for debugging, but these signals are hidden in the SOC.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top