Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is False path and how important is it?

Status
Not open for further replies.

icon

Member level 2
Joined
Feb 2, 2005
Messages
53
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Location
india
Activity points
625
Timing question

what is False path .what is it's importance .how the design is affected and how analysis made for false path in design?
 

Timing question

If there are two or more asynchronous blocks say A & B in ur design, with their own respective clocks clockA & clockB, then both clocks have their own critical paths and in no-way effect each other. so, while lookin for clockA, timing constraints for clockB, should be ignored and vice-versa. In Synopsys DC, set_false_path is used for constraing asynchronous and logical false paths. Others , plz correct me if i missed something.
 
Re: Timing question

false paths is those paths that timing is unrelated.

best regards




icon said:
what is False path .what is it's importance .how the design is affected and how analysis made for false path in design?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top