Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What is early late gate or clock recovery ?

Status
Not open for further replies.

dspbegin

Member level 2
Joined
Feb 9, 2006
Messages
45
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Activity points
1,639
doubt

Hi,
can anybody tell me what is "Early late gate or clock recovery" and how to implement it in matlab.
 

tiger_shark

Member level 1
Joined
Feb 20, 2006
Messages
39
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,783
Re: doubt

Hi,

The link seems to be not working any more. However, I would like to mention an IEEE paper that I think can help you.


1 - Data synchronization simulation using the MATHWORKS Communications Toolbox[/b], Judd, D.R., Communications, 1996. ICC 96, Conference Record, Converging Technologies for Tomorrow's Applications. 1996 IEEE International Conference on

I have problem uploading to this site so if you are interested in the paper, provide me with your e-mail and I will send the paper to you.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top