Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
As per my understanding,
CTS - Clock Tree Synthesis
HFS - High Fanout net Synthesis
CTS is done specifically for the clock signal. It needs lots of effort to balance it such that skew is less, and also with less buffers(to reduce the OCV). So, one need to design it carefully ...
While is HFS - is done for the nets those having a high fanout. e.g. reset. Reset goes to almost each flop in the design. But in terms of timing and skew it is less critical than CTS. Of course on one has to meet the reset recovery time and have to make sure that all the flops are coming out of reset on the same clk cycle.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
