Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
the vias are a bit tricky to fabricate.. some times they get disconnected with the adjacent layers causing an open connection.. these cases will affect the yeild.. That is the reason, we prefer to go with a larger array of small vias than less no.of larger vias.. more relaiable.. better yeild
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
